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Introduction 
As the number of transistors on a single integrated circuit approach a billion, the 
problems of clock distribution, power consumption, multiple clock domains, meeting 
timing requirements, and reuse of subsystem designs grow ever more difficult.  
Coordinating a billion transistors with the present design methodologies will require 
hundreds of years of engineering time. A new design methodology is needed.  The GALS 
(Globally Asynchronous Locally Synchronous) approach [1], [2] that blends clockless 
and clocked subsystems is a strong contender.  
     
Blended Methodology 
The proposed blended methodology utilizes multiple, independently clocked domains, 
restartable crystal clocks [3], [4] and asynchronous control elements to sequence 
interactions between processors in the various clocked domains. Combining a clock 
generator standard cell with standard cells for macromodular control elements [5] will 
provide the designer with the opportunity to blend simple asynchronous control networks 
with clocked subsystems without the need to meet global timing constraints. Additional 
advantages are freedom from the possibility of synchronizer failure [6], superior local 
timing accuracy, and mathematical tools for verifying correct sequence behavior.  A key 
macromodular element in this methodology is the interlock [5], an element that ensures 
mutual exclusion between concurrent requests for a shared resource.  
 
Interlock Design 
The Petri net [7] model of the interlock and its environment is shown in Figure 1. The 
place et belongs to one remote processor and eb to another. Requests from these 
processors are controlled by the interlock which provides access to places ht and hb 
belonging to the shared resource.    
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All Petri net transitions (At, Bt, Ct, Dt, Ab, Bb, Cb and Db) in Figure 2 represent logic level 
transitions [8]. The firing of transition Bt moves the token from et to gt. This enables 
transition Dt, because its two input places contains tokens, and Dt in turn fires. The firing 
of Dt grants the shared resource to the “t” processor. Thus, the two input places of Dt are 
emptied, and a token is placed in the shared resource place, ht.  Once use of the resource 
is completed, a token is returned to node ‘i’ by firing transition Ct. A completion signal is 
sent to the requesting processor only after the release of the shared resource. 
 
 
If the two processors should simultaneously request the shared resource, both Dt and Db 
are enabled and the interlock must go into an arbitration state (an unstable state) where it 
resolves the conflict between the two contenders. Only one of the outputs will transition, 
thereby allocating the resource to one of the processors.  
 
The design methodology for the circuit to implement the interlock is detailed in [8]. The 
resulting logic equations are 
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These equations describe the two output variables  and  inferred from the Petri net 
reachability graph. The interlock circuit is shown in Figure 2.   When inputs to the 
interlock transition simultaneously, the interlock exhibits oscillatory behavior while 
trying to resolve the conflict.  It is necessary to detect when this metastable condition is 
present.  
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Figure 1: Petri net model of interlock and its environment 
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The metastability detection circuit (MDC) shown in Figure 3 was derived from a circuit 
described in [9]. The outputs (Free1, Free2) are held low whenever db’ and dt’ are equal; 
the outputs (Free3, Free4) are held low when db’ and dt’ are not equal. NFETS M1 and 
M6 are weak pulldowns and were added for the cases where the output nodes are 
discharged through either PFET M2 or M4.   The transmission gate equalizes the inverter 
delay. 
   
Metastability detection in the interlock is complicated by the fact that metastability could 
be present when the outputs db’ and dt’ are similar or when the outputs db’ and dt’ are 
different.  These two cases can be distinguished independent of the possibly anomalous 
behavior of the outputs by examining the interlock completion signals ab and at (delayed 
versions of cb and ct). That is, if atab = , metastability is present if ' and 
if , metastability is present if 
' dtdb ≅
atab ≠ '' dtdb ≠ .  
 
The completed interlock circuit is presented in Figure 4.  The rising edge of the stable 
signal, S, clocks FF1 and FF2 to copy both dt’ and db’ to their delayed and metastability-
free versions dt” and db”. This circuit produces delayed and stable versions of the 
outputs dt’ and db’ upon every transition for either of these outputs.  
 
Figure 2: Schematic of interlock module with metastability 
detection circuit (MDC)
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Figure 3: Metastability Detection Circuit (MDC) 
’Simulation Results 
Verification of the performance of the interlock was done using Spectre. The target 
technology is the TSMC n-well 0.25 μm process.  There are four critical cases in the 
reachability graph where the inputs transition simultaneously. Simulation results 
presented in Figure 5 demonstrate how the interlock resolves the conflict between the two 
contenders successfully in one of those cases. The inputs cb and ct are not shown because 
they are in the low state throughout the simulation.  
Figure 4: Circuit that produces stable version of interlock outputs 
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Figure 5: Interlock when in state ‘00’ and the input 
requests bb and bt change simultaneously 
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Prior to 10 ns, the inputs (bb, bt, cb, and ct) and the outputs (db’ and dt’) are stable. At 10 
ns both bb and bt change. The interlock is forced to decide which requesting module will 
receive the shared resource.  Both outputs db’ and dt’ pulse high then low.  
 
When, both db’ and dt’ are high, the interlock is in an arbitration state as mentioned 
earlier; when both are low, then it is in “don’t care” state as predicted in [8]. Output db’ 
resolves high and dt’ resolves low; outputs db” and dt” are free of oscillations. Also, at 
28 ns, bb clearly transitions before bt and as expected the “b” processor is granted use of 
the shared resource.  Similar results are obtained for the other three arbitration states. 
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